欢迎来到毕设资料网! | 帮助中心 毕设资料交流与分享平台
毕设资料网
换一换
首页 毕设资料网 > 资源分类 > DOCX文档下载
 

通信线路的多模式管理外文翻译

  • 资源ID:115195       资源大小:37.77KB        全文页数:10页
  • 资源格式: DOCX        下载权限:游客/注册会员    下载费用:100金币 【人民币10元】
快捷注册下载 游客一键下载
会员登录下载
三方登录下载: QQ登录  
下载资源需要100金币 【人民币10元】
邮箱/手机:
温馨提示:
支付成功后,系统会自动生成账号(用户名和密码都是您填写的邮箱或者手机号),方便下次登录下载和查询订单;
支付方式: 支付宝   
验证码:   换一换

 
友情提示
2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,既可以正常下载了。
3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰   

通信线路的多模式管理外文翻译

附录二 英文文献及译文 MULTI-MODE MANAGEMENT OF A SERIAL COMMUNICATION LINK BACKGROUND A. Technical Field The present invention relates generally to signal processing, and more particularly, to the management of a serial communication link between two components, such as a serializer/deserializer SERDES and a transceiver. B. Background of the Invention In a communication device, data can be transmitted from one component to another component by a serial or parallel data transfer. With the rapid improvement in networking technologies, there is a great demand for high speed component- 15 to-component communication rates in order to move larger amounts of data more efficiently within a networking device. High-speed serial links are being interfaced between networking components to achieve these communication rate increases. The actual data rates on these links may be defined by various protocols and standards, such as the System Packet Interface Level 4 SPI-4 protocol that covers a spectrum of 622 Mb/s to rates above 1 Gb/s. A SERDES may interface a parallel data bus with a serial link by effectively serializing or deserializing a data signal. SERDES technology has become very important as data rates have continually increased because a very fast serial link may be converted to a deserialized signal that can be more easily transmitted and processed on a parallel data bus. FIG. 1 illustrates an mplary SERDES and interfacing components according to one embodiment of the invention. In this particular example, a SERDES 101 interfaces either a 64 or 128 bit parallel bus 103 to a serial data link 105. The serial data link 105 is also coupled to a transceiver 102. In the operation of a system, the rate of the system core logic may operate at a different rate than the serial data link 105 because of the parallel transfer of data to the core logic. In one example, the SERDES 101 serial interface receives an 8-bit data stream clocked at 500 MHz and forwards the data to the core logic in a 16-bit data stream clocked at 250 MHz. The clock difference between the SERDES 101 interface and the system core logic may be synthesized and mapped to a structure such as an ASIC or FPGA located within the data path to compensate for this clock mismatch. However, if the same serial interface on the SERDES 101 receives an 8-bit data stream clocked at 1 GHz, then the system core logic needs to be clocked at 500 MHz to properly process a corresponding 16-bit data stream. Current ASIC and FPGA technology is unable to cost effectively provide an ASIC or FPGA that achieves the required clocking speed of 500 MHz or above for core logic processing. In order to increase the required data rate at the system core logic, the width of the parallel data bus may be expanded by a factor of two. Consequently, in this particular example, the parallel data bus may be expanded to 64-bit or wider to reduce the required internal core logic clocking speed. The principle of expanding parallel data bus width may be extrapolated to achieve higher data rates without having to increase a corresponding clocking speed. For example, the 64-bit parallel bus could be changed to a 128-bit or 256-bit to reduce the clock frequency of 500 MHz to half or one-fourth respectively. One current solution in which variable width data buses are provided is by generating multiple system design versions in which different s and clock frequencies are associated with each clocking speed and . However, creating multiple version of a system design may become logistically difficult because of the creation and maintenance of multiple source codes related to the design. Further, the verification environment and process may become overly complicated which may require support engineers to update patches for multiple customers using different versions of the system design. Therefore there is a need for providing a single system design that allows multiple parallel data widths and clock s in order to facilitate the speed matching of a component, such as core logic, to the serial interface of a SERDES or other component. SUMMARY OF THE INVENTION A system, apparatus and that provide data management between a serial interface and other component are described. In one embodiment, the present invention may manage a data stream between a SERDES and a transceiver. A variable length serial data stream is received at a buffer manager located between the SERDES and transceiver. The data within the buffer manager is controlled by a state machine that is advanced by event scheduler logic. The event scheduler

注意事项

本文(通信线路的多模式管理外文翻译)为本站会员(泛舟)主动上传,毕设资料网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知毕设资料网(发送邮件至540560583@qq.com或直接QQ联系客服),我们立即给予删除!

温馨提示:如果因为网速或其他原因下载失败请重新下载,重复下载不扣分。




关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们
本站所有资料均属于原创者所有,仅提供参考和学习交流之用,请勿用做其他用途,转载必究!如有侵犯您的权利请联系本站,一经查实我们会立即删除相关内容!
copyright@ 2008-2025 毕设资料网版权所有
网站备案号: 蜀ICP备14003304号-1

举报邮箱:540560583@qq.com

川公网安备 51050302000003号